Power Flow Analysis on CUDA-based GPU

by

Yizheng Liao

A Major Qualifying Project Report
Submitted to the Faculty
of the
WORCESTER POLYTECHNIC INSTITUTE
in partial fulfillment of the requirements for the
Degree of Bachelor of Science
in
Electrical and Computer Engineering
by

May 2011

APPROVED:

Professor Xinming Huang, MQP Advisor
Abstract

This major qualifying project investigates the algorithm and the performance of using the CUDA-based Graphics Processing Unit for power flow analysis. The accomplished work includes the design, implementation and testing of the power flow solver. Comprehensive analysis shows that the execution time of the parallel algorithm outperforms that of the sequential algorithm by several factors.
I would like to express my deep and sincere gratitude to my academic and MQP advisor, Professor Xinming Huang, for giving me the professional and insightful comments and suggestions on this project.
List of Figures

2.1 Branch Model ................................................................. 4
2.2 Grid of Thread Blocks [1] .................................................. 15
2.3 Overview of CUDA device memory model [2] ......................... 16

4.1 Execution time for CUDA-based power flow solver and MATPOWER power flow solver ......................................................... 33
List of Tables

2.1 CUDA Memory Type ......................................................... 16

3.1 Bus Data ................................................................. 18
3.2 Generator Data .......................................................... 19
3.3 Branch Data ............................................................... 20

4.1 Execution time for power flow solver ............................... 32

A.1 NVIDIA GeForce GTS 250 GPU Specification ........................ 36
Chapter 1

Introduction

The smart grid has been discussed widely in both academic and industry. Many research and development projects have pointed out the functionalities of the smart grid [3]:

- Self-healing
- High reliability and power quality
- Accommodates a wide variety of distributed generation and storage options
- Optimizes asset utilization
- Minimizes operations and maintenance expenses

In order to realize these functions, each unit of the power system, such as the power plant, the grid operator, and the customer, needs to know the on-line power flow. For example, a power plant wants to change its output based on the total power consumption of a city. In order to achieve it, the power plant needs to collect the grid data and compute the power consumption. This is called the power flow analysis.

The power flow analysis has been widely developed since 1960s [4]. Many algorithms have been proposed on this area. However, in the case we presented above, we assume there are at least ten thousands buses in the city-scale grid. Consequently, the computation of the power consumption has a high latency, which may delay the power plant decision.
Therefore, a fast way to compute the grid information is necessary. One approach is using the parallel computation to solve it.

Nowadays, the hardware device has been widely used for high performance computation. The most well known devices include the multi-core CPU, the Field-programmable Gate Array (FPGA), and the Graphic Processing Unit (GPU). The multi-core CPU has very high clock frequency. However, compared with FPGA and GPU, the number of thread on GPU is limited. An FPGA is a custom integrated circuit that generally includes a large number of logical cells [5]. Each logical cell is available for handling a single task from a predefined set of functions. However, the drawback for using FPGA for power flow problem is the computation of floating point on FPGA is not efficient. Similar to the FPGA, the each thread on the GPU can handle a single task based the predefined function. In addition, the recent released CUDA GPU, which is developed by NVIDIA, is available for programming by C, which is more convenient than the hardware language, such as VHDL. In addition, among these three devices, the GPU can be purchased by a very cheap price.

In this project, we investigate the algorithm for using CUDA-based GPU to solve the problem flow problem. Also, we use the developed algorithm to test the IEEE power flow test case. The execution time is compared with the Matlab-based power flow solver, which solves the problem in a sequential way. The performance analysis shows that the execution time of the parallel algorithm is much faster than the sequential algorithm.
Chapter 2

Background

2.1 Power Flow Model

In order to analyze the transmission system, we need to model the buses or nodes interconnected by transmission links. Generators and loads, which are connected to various buses in the system, inject and remove power from the transmission system. As discussed in [6], we assume that each transmission link is represented by a per phase Π-equivalent circuit. Then for each bus $i$, the relationship between the complex voltage $V_i$ and the complex current $I_i$ is

$$I_i = Y \times V_i.$$  \hspace{1cm} (2.1)

If we extend (2.1) to all the buses, for a $n$ buses system, we can use nodal analysis to relate all the bus currents to the bus voltage. In matrix notation, this relationship is

$$\mathbf{I} = \mathbf{Y}_{bus} \mathbf{V}$$  \hspace{1cm} (2.2)

where

$$\mathbf{I} = \begin{bmatrix} I_1 \\ I_2 \\ \vdots \\ I_n \end{bmatrix}$$ \hspace{1cm} (2.3)
In (2.2), the $n \times n$ matrix $Y_{bus}$ is called the bus admittance matrix. Its element is equal to

- $y_{ii} = \sum$ admittances of Π-equivalent circuit elements incident to the $i$th bus
- $y_{ik} = -$ admittance of Π-equivalent circuit elements bridging the $i$th and $k$th buses

In this project, we created $Y_{bus}$ by the method given in [7].

2.1.1 Branches

In [7], the branch model is given in Figure 2.1.

For each branch, the complex current injections at the from end of branch $i_f$ and the current injections at the to end $i_t$. According to (2.2), the current injections can be expressed in terms of the $2 \times 2$ branch admittance matrix $Y_{br}$ and the respective terminal voltages.
\( v_f \) and \( v_t, \)

\[
\begin{bmatrix}
i_f \\
+ \\
\end{bmatrix} = Y_{br} \begin{bmatrix}
v_f \\
+ \\
v_t \\
\end{bmatrix}
\]

(2.5)

In (2.5), the branch admittance matrix \( Y_{br} \) can be written as

\[
Y_{br} = \begin{bmatrix}
(y_s + j b_c) \tau \frac{1}{\tau} & -y_s \tau \exp(-j \theta_{shift}) \\
-y_s \tau \exp(j \theta_{shift}) & y_s + j \frac{b_c}{2}
\end{bmatrix}
\]

(2.6)

where

- \( y_s = 1/z_s \) denotes the series admittance and \( z_s = r_s + j x_s \) is the series impedance in \( \Pi \) transmission line model
- \( b_c \) denotes the total charging capacitance
- \( \tau \) denotes the magnitude of the transformer tap ratio
- \( \theta_{shift} \) denotes the phase shift angle of the transformer tap ratio.

For branch \( i \), if the four elements of \( Y_{br}^i \) is labelled as shown in (2.7)

\[
Y_{br}^i = \begin{bmatrix}
y_{ff}^i \\
y_{ft}^i \\
y_{tf}^i \\
y_{tt}^i \\
\end{bmatrix}
\]

(2.7)

therefore, for a transmission system with \( n_l \) lines,

\[
Y_{br} = \begin{bmatrix}
Y_{ff} & Y_{ft} \\
Y_{tf} & Y_{tt}
\end{bmatrix}
\]

(2.8)

where each element is a \( n_l \times 1 \) vector and the \( i \)th element of each vector comes from the corresponding element of \( Y_{br} \).

In addition, the connection matrices \( C_f \) and \( C_t \) are used to build the system admittance matrices \( Y_{bus} \) as well. For each branch \( i \) connects from bus \( j \) to bus \( k \), the \((i, j)\) element of \( C_f \) and the \((i, k)\) element of \( C_t \) are equal to one. All other elements are zero. For a \( n_b \) buses transmission system with \( n_l \) branches, the demission of \( C_f \) and \( C_t \) is \( n_l \times n_b \).
2.1.2 Generators

A generator is connected to a specific bus as the complex power injection. For generator $i$, the power injection is

$$s_g^i = p_g^i + jq_g^i. \quad (2.9)$$

Therefore, for a system with $n_g$ generators, (2.9) can be expressed in a vector form,

$$S_g = P_g + jQ_g \quad (2.10)$$

where $S_g$, $P_g$, and $Q_g$ are $n_g \times 1$ vectors.

In order to map the generator to the bus, we build the $n_b \times n_g$ generator connection matrix $C_g$. When generator $j$ is located at bus $i$, the $(i, j)$ element of $C_g$ is one. Other elements are zero.

2.1.3 Loads

A load bus is modelled as a complex consumption at a specific bus. For bus $i$, the load is

$$s_d^i = p_d^i + jq_d^i. \quad (2.11)$$

Hence, for a system with $n_b$ buses, (2.11) becomes to

$$S_d = P_d + jQ_d \quad (2.12)$$

where $S_d$, $P_d$, and $Q_d$ are $n_b \times 1$ vectors.

2.1.4 Shunt Elements

Both capacitor and inductor are called shunt connected element. A shunt element is modelled as a fixed impedance connected to ground at a bus. For bus $i$, the admittance of the shunt element is given as

$$y_{sh}^i = g_{sh}^i + jb_{sh}^i. \quad (2.13)$$
Thus, for a system with \( n_b \) buses, (2.13) is expressed as

\[
Y_{sh} = G_{sh} + jB_{sh}
\]

(2.14)

where \( Y_{sh}, G_{sh}, \) and \( B_{sh} \) are \( n_b \times 1 \) vectors.

### 2.1.5 Transmission System

Recall the transmission equation (2.2). For a system with \( n_b \) buses, all impedance elements of the model are included in a \( n_b \times n_b \) complex matrix \( Y_{bus} \), which relates the complex node current injections \( I_{bus} \) and the complex node voltage \( V \).

The similar idea applies to the branch system. For a system with \( n_l \) branches, the \( n_l \times n_b \) branch admittance matrices \( Y_f \) and \( Y_t \) relate the bus voltages to the branch currents \( I_f \) and \( I_t \) at the from and to ends of all branches, as shown in (2.15) and (2.16).

\[
I_f = Y_f V
\]

(2.15)

\[
I_t = Y_t V
\]

(2.16)

The admittance matrices can be computed as

\[
Y_f = [Y_{ff}]_f C_f + [Y_{ft}]_t C_t,
\]

(2.17)

\[
Y_t = [Y_{tf}]_f C_f + [Y_{tt}]_t C_t,
\]

(2.18)

and

\[
Y_{bus} = C_f^T Y_f + C_t^T Y_t + [Y_{sh}]
\]

(2.19)

where \([,]\) denotes an operator that takes an \( n \times 1 \) vector and creates a \( n \times n \) diagonal matrix with the vector elements on the diagonal, and \( T \) denotes the matrix transpose.

The complex power injections now can be computed as functions of the complex bus voltages \( V \) as

\[
S_{bus}(V) = [V]I_{bus}^* = [V]Y_{bus}^* V^*,
\]

(2.20)
\[ S_f(V) = \begin{bmatrix} C_f & V \end{bmatrix} I_f^* = \begin{bmatrix} C_f & V \end{bmatrix} Y_f V^*, \quad (2.21) \]

and
\[ S_t(V) = \begin{bmatrix} C_t & V \end{bmatrix} I_t^* = \begin{bmatrix} C_t & V \end{bmatrix} Y_t V^* \quad (2.22) \]

where * denotes the complex conjugate of each element.

For an AC power model, the total power should balance. Therefore, we have the system power function:
\[ gs(V, S_g) = S_{bus}(V) + S_d - C_g S_g = 0. \quad (2.23) \]

### 2.2 Power Flow Analysis

The power flow analysis is very important in the electrical grid. In order to ensure the continued operation, we need to avoid line and generator overload, to compute the voltage limits and so on [6]. The goal of the analysis is to obtain the magnitude and phase of each bus voltage in a transmission system for specific load and generator real and voltage conditions [4]. After knowing these information, we can determine the complex power flow on each branch and the reactive power output of each generator.

We know at bus \( i \)
\[ S_i = P_i + jQ_i \quad (2.24) \]

where \( P_i = \Re\{S_i\} \) is the real power and \( Q_i = \Im\{S_i\} \) is the reactive power, and
\[ V_i = |V_i| \exp(j\theta_i) \quad (2.25) \]

where \( |V_i| \) is the magnitude of the complex voltage \( V_i \) and \( \theta_i = \angle V_i \) is the phase of the complex voltage. Therefore, we can rewrite (2.20) as, for bus \( i \),

\[
S_i = P_i + jQ_i = V_i \sum_{m=1}^{n} Y_{bus \_i, m}^* V_m^* \\
= |V_i| \exp(j\theta_i) \sum_{m=1}^{n} Y_{bus \_i, m}^* |V_m| \exp(-j\theta_m) \quad (2.27)
\]
In (2.26), we have four variables, \( P_i, Q_i, |V_i|, \) and \( \theta_i \). The solution to the power flow problem begins with identifying if each variable of these four are known in the system. In fact, the known and unknown variables depend on the type of bus. In the transmission system, we have three types of bus:

- Load bus: a bus without any generators connected to it
- Generator bus: a bus has at least one generator connected to it
- Slack bus: a reference generator bus

For each type of bus, two out of four variables are known. For load bus, we assume \( P_i = -P_d^i \) and \( Q_i = -Q_d^i \) are known. In power flow problem, the load bus is usually called as \( PQ \) bus. For generator bus, we assume \( P_i = P_g^i - P_d^i \) and \( |V_i| \) are known. The generator bus is usually called as \( PV \) bus in power flow system. For the slack bus, we assume \( |V_i| \) and \( \theta_i \) are known. Therefore, for each \( PQ \) bus, we must solve for \( |V_i| \) and \( \theta_i \). For each \( PV \) bus, we must solve for \( \theta_i \). For slave bus, none of the variables must be solved. For each bus, after solving \( |V_i| \) and \( \theta_i \), we can compute \( P_i \) and \( Q_i \) by (2.26).

### 2.2.1 Solving Power Flow Problem

As discussed above, the key to solve the power flow problem is finding the complex voltage of each bus. After that, we can easily find the complex power of each bus. In power flow problem, there are two cases of problem. The first case knows \( V_1, S_2, S_3, \ldots, S_n \) and solves \( S_1, V_2, V_3, \ldots, V_n \).

For (2.26), we assume \( i = 1 \) is the slack bus. We can separate it from other buses. Hence, we rewrite (2.26) as

\[
S_1 = V_1 \sum_{m=1}^{n} Y_{bus1m}^* V_m^* 
\]

(2.28)

\[
S_i = V_i \sum_{m=1}^{n} Y_{busim}^* V_m^* \quad i = 2, 3, \ldots, n 
\]

(2.29)

In (2.28), if we know \( V_1, V_2, \ldots, V_n \), we can solve for \( S_1 \) explicitly by using (2.28). Since bus 1 is the slack bus, we have known \( V_1 \). Therefore, we only need to find \( V_2, \ldots, V_n \). These
n - 1 unknowns can be found by using (2.29). Hence, the key for solving case I problem is finding the solution of n - 1 implicit equations in the unknown \( V_2, V_3, \ldots, V_n \), where \( V_1 \) and \( S_2, S_3, \ldots, S_n \) are known.

Now let’s take complex conjugates of (2.29). Then we have

\[
S_i^* = V_i^* \sum_{m=1}^{n} Y_{busim} V_m \quad i = 2, 3, \ldots, n
\]  

(2.30)

Dividing (2.28) by \( V_i^* \) and separating the \( Y_{busi} \) term, we can rewrite (2.28)

\[
\frac{S_i^*}{V_i^*} = \sum_{m=1}^{n} Y_{busim} V_m
\]  

(2.31)

\[
\frac{S_i^*}{V_i^*} = Y_{busi} V_i + \sum_{m=1, m \neq i}^{n} Y_{busim} V_m \quad i = 2, 3, \ldots, n
\]  

(2.32)

or, equivalently,

\[
V_i = \frac{1}{Y_{busi}} \left[ \frac{S_i^*}{V_i^*} - \sum_{m=1, m \neq i}^{n} Y_{busim} V_m \right] \quad i = 2, 3, \ldots, n
\]  

(2.33)

Thus, now we have a non-linear system which can be solved by using the iteration method, such as the Jacobi method or Gauss-Seidel method. We can rewrite (2.33) in the iterative form, which is shown in (2.34).

\[
V_i^{(k)} = \frac{1}{Y_{busi}} \left[ \frac{S_i^*}{V_i^{(k-1)}} - \sum_{m=1, m \neq i}^{n} Y_{busim} V_m^{(k-1)} \right] \quad i = 2, 3, \ldots, n
\]  

(2.34)

The second case of the power flow problem knows \( V_1, (P_2, |V_2|), \ldots, (P_l, |V_l|), S_{l+1}, \ldots, S_n \). The unknown variables are \( S_1, (Q_2, \theta_2), \ldots, (Q_l, \theta_l), V_{l+1}, \ldots, V_n \). In this case, for the slack bus, we can use (2.28) to find \( S_1 \) after solving all the variables of other buses. For other buses, the procedure is similar to the case I.

In case II, we have both \( PQ \) buses and \( PV \) buses. For \( PQ \) buses, since we have known
$P_i$ and $Q_i$, we can use (2.34) to compute $V_i$. Therefore, we have the iterative formula:

$$
V_i^{(k)} = \frac{1}{Y_{bus_{ii}}} \left[ \frac{S_i^*}{V_i^{*(k-1)}} - \sum_{m=1, m \neq i}^n Y_{bus_{im}} V_m^{(k-1)} \right] \quad i = l + 1, l + 2, \ldots, n 
$$

(2.35)

For $PV$ buses, although $Q_i$ is unknown, we can perform a side calculation to estimate it on the basis of the $k$th step voltage. Thus, by using (2.29), we have

$$
\hat{Q}_i = \Im \left[ V_i^{(k)} \sum_{m=1}^n Y_{bus_{im}^*} (V_m^{(k)})^* \right] \quad i = 2, 3, \ldots, l
$$

(2.36)

Then, we can compute the complex voltage for $PV$ buses by using (2.37).

$$
V_i^{(k)} = \frac{1}{Y_{bus_{ii}}} \left[ \frac{S_i^*}{V_i^{*(k-1)}} - \sum_{m=1, m \neq i}^n Y_{bus_{im}} V_m^{(k-1)} \right] \quad i = 2, 3, \ldots, l
$$

(2.37)

### 2.3 Gauss-Jacobi Iterative Method

Gauss-Jacobi iterative method, usually refers to Jacobi method, is an algorithm for finding the solutions of a linear equations system.

Suppose a system of $n$ linear equations is given. Each equation contains $n$ variables. Therefore, we have

$$
\begin{align*}
\begin{cases}
  a_{11}x_1 + a_{12}x_2 + \ldots + a_{1n}x_n = b_1 \\
  a_{21}x_1 + a_{22}x_2 + \ldots + a_{2n}x_n = b_2 \\
  \vdots \\
  a_{n1}x_1 + a_{n2}x_2 + \ldots + a_{nn}x_n = b_n
\end{cases}
\end{align*}
$$

(2.38)

We can write the linear equations in (2.38) into a matrix form. Then we have

$$
Ax = b
$$

(2.39)
where

\[
A = \begin{bmatrix}
a_{11} & a_{12} & \cdots & a_{1n} \\
a_{21} & a_{22} & \cdots & a_{2n} \\
\vdots & \vdots & \ddots & \vdots \\
a_{n1} & a_{n2} & \cdots & a_{nn}
\end{bmatrix},
\]  
\tag{2.40}

\[
x = \begin{bmatrix}
x_1 \\
x_2 \\
\vdots \\
x_n
\end{bmatrix},
\]  
\tag{2.41}

and

\[
b = \begin{bmatrix}
b_1 \\
b_2 \\
\vdots \\
b_n
\end{bmatrix}
\]  
\tag{2.42}

We can re-write the matrix \( A \) in a form of

\[
A = D + R
\]  
\tag{2.43}

where

\[
D = \begin{bmatrix}
a_{11} & 0 & \cdots & 0 \\
0 & a_{22} & \cdots & 0 \\
\vdots & \vdots & \ddots & \vdots \\
0 & 0 & \cdots & a_{nn}
\end{bmatrix}
\]  
\tag{2.44}

and

\[
R = \begin{bmatrix}
0 & a_{12} & \cdots & a_{1n} \\
a_{21} & 0 & \cdots & a_{2n} \\
\vdots & \vdots & \ddots & \vdots \\
a_{n1} & a_{n2} & \cdots & 0
\end{bmatrix}
\]  
\tag{2.45}
Now, we can re-write the linear system (2.40) as

\[(D + R)x = b\]
\[Dx + Rx = b\]
\[Dx = b - Rx\]
\[x = D^{-1}(b - Rx). \tag{2.46}\]

The Jacobi method is an iterative method that solves the linear system in (2.46). (2.46) can be written in an iterative form as

\[x^{(k+1)} = D^{-1}(b - Rx^k). \tag{2.47}\]

where \(k\) is the iterative index.

Since the matrix \(D\) is a diagonal matrix, we can easily compute \(D^{-1}\), as shown in (2.48)

\[
D^{-1} = \begin{bmatrix}
\frac{1}{a_{11}} & 0 & \cdots & 0 \\
0 & \frac{1}{a_{22}} & \cdots & 0 \\
\vdots & \vdots & \ddots & \vdots \\
0 & 0 & \cdots & \frac{1}{a_{nn}}
\end{bmatrix} \tag{2.48}
\]

Therefore, the element-based formula for the Jacobi method is [8]

\[
x^{(k+1)}_i = \frac{1}{a_{ii}} \left( b_i - \sum_{j=1, j\neq i}^{j=n} a_{ij}x^{(k)}_j \right), \quad i = 1, 2, \ldots, n. \tag{2.49}\]

The stopping criteria for the Jacobi method includes two conditions:

1. \(\|x^{(k)} - x^{(k-1)}\|_\infty \leq \epsilon\), where \(\|\cdot\|_\infty\) denotes the infinity norm and \(\epsilon\) is the error tolerance

2. \(k = K\), where \(K\) denotes the maximum number of iteration.

When either of them is satisfied, the iteration will stop and output the latest \(x^k\) as the solution of the linear system (2.39).

The algorithm of the Jacobi method is described in Algorithm 1.
Algorithm 1 Jacobi Method

Import $A, b, x^{(0)}$

$\phi = 1, k = 0$

while $\phi \geq \epsilon$ do

$k = k + 1$

for $i = 1 \to n$ do

$\tau = 0$

for $(j = 1 \to n) \text{ AND } j \neq i$ do

$\tau = \tau + a_{ij}x^{(k-1)}_j$

end for

$x^{(k)}_i = \frac{b_i - \tau}{a_{ii}}$

end for

if $(k + 1) == K$ then

BREAK

end if

$\phi = \max\{|x^{(k)}_1 - x^{(k-1)}_1|, |x^{(k)}_2 - x^{(k-1)}_2|, \ldots, |x^{(k)}_n - x^{(k-1)}_n|\}$

end while

\[2.4\] CUDA Overview

Graphic Processing Unit (GPU) is a high performance computing device. Due to its architecture, the number of cores of GPU exceeds that of multi-core CPUs greatly. There are hundreds of cores in mainstream GPUs, therefore, the parallel computation capacity of GPU is much higher than that of multi-core CPU.

CUDA, stands for Compute Unified Device Architecture, is a new computing architecture for GPU, which is introduced by NVIDIA Corporation in 2006 [9]. Compared with the previous GPU architecture, the CUDA GPU provides a more convenient tool for the developers to perform large scale parallel computation via GPU [10].

In this project, we use NVIDIA GeForce GTS 250 CUDA GPU to run the simulation. There are 16 SMs (Streaming Multiprocessors), with 8 scalar processors in each SM. Thus, in total, there are 128 cores in GreForce GTS 250. When a parallel task is launched, the task will be implemented by a function called kernel function, which is run by one thread. These threads are first grouped into blocks and then blocks are organized by one grid. This relationship is shown in Figure 2.2. Threads in the same block are separated into a scheduling unit called warp. On the GPU we used, each warp contains 32 threads. More details are given in Appendix A.
Figure 2.2: Grid of Thread Blocks [1]
In CUDA GPU, there are five types of memory. The following table provides the details about the memory type, the range of threads that can access the memory, which is called scope, and the lifetime, which specifies the lifetime of the variable defined in different type of memory [2]. Figure 2.3 shows the memory model.

<table>
<thead>
<tr>
<th>Memory</th>
<th>Scope</th>
<th>Lifetime</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register</td>
<td>Thread</td>
<td>Kernel</td>
</tr>
<tr>
<td>Local</td>
<td>Thread</td>
<td>Kernel</td>
</tr>
<tr>
<td>Shared</td>
<td>Block</td>
<td>Kernel</td>
</tr>
<tr>
<td>Global</td>
<td>Grid</td>
<td>Application</td>
</tr>
<tr>
<td>Constant</td>
<td>Grid</td>
<td>Application</td>
</tr>
</tbody>
</table>

Figure 2.3: Overview of CUDA device memory model [2]

In these memories, the register has the fastest access speed. Each thread is assigned several registers and the assigned register can only be called by its master thread. However,
in CUDA, the number of available registers are limited. On GeForce GTS 250, the available registers for each block is 8192. Therefore, if we launch 512 threads in each block, then each thread is only assigned 16 registers. Therefore, we need to plan ahead to ensure all the available registers are used effectively.

In each block, the shared memory can be accessed by all the threads within the block. In CUDA programming, the shared memory is frequently used to read data from the global memory and then share the data among the threads [11]. However, the available space of the shared memory is a concern. Only 16384 bytes are available for each block. Usually, we store the frequently used data in shared memory.

The global memory has the largest space among all the types of memory. On GeForce GTS 250, the available global memory is about 500 MB. However, the access to the global memory from thread is not efficient. Also, each thread accesses the global memory in a sequential way. Therefore, in CUDA programming, we try to minimize the access from the threads to the global memory.

On CUDA GPU, all the readable data and variables for each thread is stored on the device memory. In CUDA, the bandwidth of the communication between the host, which refers to the PC, and the device, which refers to the GPU, is much lower than the bandwidth of the communication between devices. Therefore, we try to transfer all the necessary data for computation from the host to the device.
Chapter 3

Algorithm and Implementation

This chapter, we will provide detailed study for how to use GPU to solve problem flow problem in parallel.

3.1 Data Structure

In this project, we read the data from a data file and convert them into a defined structure array. We used the data format given in [7] and IEEE power flow test case format. After reading the raw data, we convert the data format to the defined C structure. Table 3.1 shows the bus data format.

<table>
<thead>
<tr>
<th>variable name</th>
<th>column</th>
<th>description</th>
</tr>
</thead>
<tbody>
<tr>
<td>bus(_i)</td>
<td>1</td>
<td>bus number (positive integer)</td>
</tr>
<tr>
<td>type</td>
<td>2</td>
<td>bus type (1 = PQ, 2 = PV, 3 = slack, 4 = isolated)</td>
</tr>
<tr>
<td>Pd</td>
<td>3</td>
<td>real power demand (MW)</td>
</tr>
<tr>
<td>Qd</td>
<td>4</td>
<td>reactive power demand (MVAr)</td>
</tr>
<tr>
<td>Gs</td>
<td>5</td>
<td>shunt conductance (MW)</td>
</tr>
<tr>
<td>Bs</td>
<td>6</td>
<td>shunt susceptance (MVAr)</td>
</tr>
<tr>
<td>area</td>
<td>7</td>
<td>area number (positive integer)</td>
</tr>
<tr>
<td>Vm</td>
<td>8</td>
<td>voltage magnitude (p.u.)</td>
</tr>
<tr>
<td>Va</td>
<td>9</td>
<td>voltage angle (degrees)</td>
</tr>
<tr>
<td>baseKV</td>
<td>10</td>
<td>base voltage (kV)</td>
</tr>
<tr>
<td>zone</td>
<td>11</td>
<td>loss zone (positive integer)</td>
</tr>
<tr>
<td>Vmax</td>
<td>12</td>
<td>maximum voltage magnitude (p.u.)</td>
</tr>
<tr>
<td>Vmin</td>
<td>13</td>
<td>minimum voltage magnitude (p.u.)</td>
</tr>
</tbody>
</table>
Table 3.2 shows the data format of generators.

<table>
<thead>
<tr>
<th>variable name</th>
<th>column</th>
<th>description</th>
</tr>
</thead>
<tbody>
<tr>
<td>busi</td>
<td>1</td>
<td>bus number (positive integer)</td>
</tr>
<tr>
<td>Pg</td>
<td>2</td>
<td>real power output (MW)</td>
</tr>
<tr>
<td>Qg</td>
<td>3</td>
<td>reactive power output (MVAr)</td>
</tr>
<tr>
<td>Qmax</td>
<td>4</td>
<td>maximum reactive power output (MVAr)</td>
</tr>
<tr>
<td>Qmin</td>
<td>5</td>
<td>minimum reactive power output (MVAr)</td>
</tr>
<tr>
<td>Vg</td>
<td>6</td>
<td>voltage magnitude setpoint (p.u.)</td>
</tr>
<tr>
<td>mBase</td>
<td>7</td>
<td>total MVA base of machine, defaults to baseMVA</td>
</tr>
<tr>
<td>status</td>
<td>8</td>
<td>machine status, if it is positive, then machine in service</td>
</tr>
<tr>
<td>Pmax</td>
<td>9</td>
<td>maximum real power output (MW)</td>
</tr>
<tr>
<td>Pmin</td>
<td>10</td>
<td>minimum real power output (MW)</td>
</tr>
<tr>
<td>Pc1</td>
<td>11</td>
<td>lower real power output of PQ capability curve (MW)</td>
</tr>
<tr>
<td>Pc2</td>
<td>12</td>
<td>upper real power output of PQ capability curve (MW)</td>
</tr>
<tr>
<td>Qc1min</td>
<td>13</td>
<td>minimum reactive power output at PC1 (MVAr)</td>
</tr>
<tr>
<td>Qc1max</td>
<td>14</td>
<td>maximum reactive power output at PC1 (MVAr)</td>
</tr>
<tr>
<td>Qc2min</td>
<td>15</td>
<td>minimum reactive power output at PC2 (MVAr)</td>
</tr>
<tr>
<td>Qc2max</td>
<td>16</td>
<td>maximum reactive power output at PC2 (MVAr)</td>
</tr>
<tr>
<td>ramp_{agc}</td>
<td>17</td>
<td>ramp rate for load following/AGC (MW/min)</td>
</tr>
<tr>
<td>ramp_{10}</td>
<td>18</td>
<td>ramp rate for 10 minute reserves (MW)</td>
</tr>
<tr>
<td>ramp_{30}</td>
<td>19</td>
<td>ramp rate for 30 minute reserves (MW)</td>
</tr>
<tr>
<td>ramp_{q}</td>
<td>20</td>
<td>ramp rate for reactive power (2 sec time-scale) (MVAr/min)</td>
</tr>
<tr>
<td>apf</td>
<td>21</td>
<td>area participation factor</td>
</tr>
</tbody>
</table>

Table 3.3 shows the data format of branches.
Table 3.3: Branch Data

<table>
<thead>
<tr>
<th>variable name</th>
<th>column</th>
<th>description</th>
</tr>
</thead>
<tbody>
<tr>
<td>fbus</td>
<td>1</td>
<td>“from” bus number</td>
</tr>
<tr>
<td>tbus</td>
<td>2</td>
<td>“to” bus number</td>
</tr>
<tr>
<td>r</td>
<td>3</td>
<td>resistance (p.u.)</td>
</tr>
<tr>
<td>x</td>
<td>4</td>
<td>reactance (p.u.)</td>
</tr>
<tr>
<td>b</td>
<td>5</td>
<td>total line charging susceptance (p.u.)</td>
</tr>
<tr>
<td>rateA</td>
<td>6</td>
<td>MVA rating A (long term rating)</td>
</tr>
<tr>
<td>rateB</td>
<td>7</td>
<td>MVA rating B (short term rating)</td>
</tr>
<tr>
<td>rateC</td>
<td>8</td>
<td>MVA rating C (emergency rating)</td>
</tr>
<tr>
<td>ratio</td>
<td>9</td>
<td>transformer off nominal turns ratio, (taps at “from” bus, impedance at “to” bus)</td>
</tr>
<tr>
<td>angle</td>
<td>10</td>
<td>transformer phase shift angle (degrees), positive (\rightarrow) delay</td>
</tr>
<tr>
<td>status</td>
<td>11</td>
<td>initial branch state, 1 = in-service, 0 = out-of-service</td>
</tr>
<tr>
<td>angmin</td>
<td>12</td>
<td>minimum angle difference, (\theta_f - \theta_t) (degree)</td>
</tr>
<tr>
<td>angmax</td>
<td>13</td>
<td>maximum angle difference, (\theta_f - \theta_t) (degree)</td>
</tr>
<tr>
<td>PF</td>
<td>14</td>
<td>real power injected at “from” bus end (MW)</td>
</tr>
<tr>
<td>QF</td>
<td>15</td>
<td>reactive power injected at “from” bus end (MVar)</td>
</tr>
<tr>
<td>PT</td>
<td>16</td>
<td>real power injected at “to” bus end (MW)</td>
</tr>
<tr>
<td>QT</td>
<td>17</td>
<td>reactive power injected at “to” bus end (MVar)</td>
</tr>
</tbody>
</table>

3.2 Building Bus Admittance Matrix

In order to build the bus admittance matrix \(Y_{bus}\), we follow the equations given in section 2.1. For each element of \(Y_{bus}\), the data type is \texttt{cuFloatComplex}, where is a single-precision complex number defined by CUDA library. The following part of this section shows how we construct \(Y_{bus}\).

Firstly, we construct the branch admittance matrix \(Y_{br}\) and the associated elements \(Y_{ff}, Y_{ft}, Y_{tf},\) and \(Y_{tt}\). We use the matrix (2.6) to build each element. Here is the C code for doing this step:

```c
for (unsigned int i = 1; i <= branchsize; i++)
{
    State = make_cuFloatComplex((br[IDX1F(i)].status),(0.0f));
    Ys.elements[IDX1F(i)] =
        cuCdivf(State,
              make_cuFloatComplex((br[IDX1F(i)].r),
```

```c
```
\(( br[IDX1F(i)].x) ));

\text{Bc.e\text{\text{lements}} [IDX1F(i)] = 
\text{cuCmul}(\text{State},
\text{make\_cuFloatComplex}((br[IDX1F(i)].b),(0.0 f)));

\text{if } (br[IDX1F(i)].ratio != 0)
\{
\text{tap\_elements}[IDX1F(i)] =
\text{make\_cuFloatComplex}((br[IDX1F(i)].ratio),
(0.0 f));
\}
\text{else}
\{
\text{tap\_elements}[IDX1F(i)] = 
\text{make\_cuFloatComplex}(1,(0.0 f));
\}
\text{theta = 180/pi*br[IDX1F(i)].angle;}
\text{tap\_elements}[IDX1F(i)] =
\text{cuCmul}((\text{tap\_elements}[IDX1F(i)]),
\text{make\_cuFloatComplex}(((\text{float})\text{cos}(\text{theta})),
((\text{float})\text{sin}(\text{theta})));)

\text{Ytt\_elements}[IDX1F(i)] =
\text{cuCaddf}(\text{Ys\_elements}[IDX1F(i)],
\text{make\_cuFloatComplex}((0.0 f),
(\text{cuCrealf}(\text{Bc\_elements}[IDX1F(i)])/2)));
Then we build the shunt admittance $Y_{sh}$ by using (2.13). Here is the C code:

```c
for (unsigned int i = 1; i <= bussize; i++)
{
    Ysh.elements[IDX1F(i)] =
    make_cuFloatComplex((bus[IDX1F(i)].Gs/baseMVA),
                        (bus[IDX1F(i)].Bs/baseMVA));
}
```

Before implementing (2.17), (2.18) and (2.19), we need to build the branch connection matrix. This listing shows how we build the connection matrix:

```c
for (unsigned int i = 1; i <= branchsize; i++)
{
```
unsigned int j = br[IDX1F(i)].fbus;
unsigned int k = br[IDX1F(i)].tbus;

Cf.elements[IDX2F(i, j, branchsize)] =
    make_cuFloatComplex((1.0f), (0.0f));
Ct.elements[IDX2F(i, k, branchsize)] =
    make_cuFloatComplex((1.0f), (0.0f));
}

Now, we have enough for building $Y_{bus}$ by using (2.17), (2.18) and (2.19). Since in this project, we consider a situation that there are thousands buses in the system. It is not efficient to compute $Y_f$, $Y_t$ and $Y_{bus}$ in a sequence way because a large amount of computation is required. For each element of $Y_f$ or $Y_t$, $2n_b$ complex multiplications and $2n_b$ complex additions are needed, where $n_b$ is the number of buses. Therefore, we use the GPU to build $Y_f$ and $Y_t$. Each thread computes the value of one element in $Y_f$ and $Y_t$. Here is the kernel function:

```c
__global__ void MakeYfYt(const cVector Y1, const cVector Y2, const cMatrix Cf, const cMatrix Ct, cMatrix Y)
{
    const unsigned int tx = threadIdx.x+1;
    cuFloatComplex temp1;
    __shared__ cuComplex C0;
    C0 = make_cuFloatComplex((0.0f), (0.0f));
    __syncthreads();

    for (unsigned int j = 1; j <= Y.width; j++)
    {
        Y.elements[IDX2F(tx, j, Y.height)] = C0;
        temp1 = cuCmulf(Y1.elements[IDX1F(tx)],
```
Cf. elements [IDX2F(tx, j, Cf. height)];

Y. elements [IDX2F(tx, j, Y. height)] =
cuCaddf(Y. elements [IDX2F(tx, j, Y. height)],
    temp1);

temp1 = cuCmulf(Y2. elements [IDX1F(tx)],
    Ct. elements [IDX2F(tx, j, Ct. height)]);
Y. elements [IDX2F(tx, j, Y. height)] =
cuCaddf(Y. elements [IDX2F(tx, j, Y. height)],
    temp1);

} }

__syncthreads();

} }

For this kernel function, the dimension of the block is \( n_l \times 1 \), where \( n_l \) is the number of buses, and the dimension of the grid is \( 1 \times 1 \). Here we show how we call the kernel function:

dim3 dimBlockYtYf(YDevice.Yf.height, 1);
dim3 dimGridYtYf(1, 1);

//Yf
MakeYfYt<<<dimGridYtYf, dimBlockYtYf>>>
    (YffDevice, YftDevice, CfDevice, CtDevice, YDevice.Yf);

CheckCUDAKernelError("Computer\_Yf");
For $Y_{bus}$, we use kernel function to build it as well. Here is the kernel function:

```c
__global__ void MakeYbus(const cMatrix Cf, const cMatrix Ct,
const cMatrix Yf, const cMatrix Yt,
const cVector Ysh, cMatrix Ybus)
{
    const int tx = blockIdx.x * blockDim.x + threadIdx.x+1;
    // const int ty = blockIdx.y * blockDim.y + threadIdx.y+1;
    cuFloatComplex temp1, temp2, temp3;

    for (unsigned int ty = 1; ty <= Ybus.width; ty++)
    {
        temp1 = make_cuFloatComplex((0.0f),(0.0f));
        temp2 = make_cuFloatComplex((0.0f),(0.0f));
        temp3 = make_cuFloatComplex((0.0f),(0.0f));
        // temp4 = make_cuFloatComplex((0.0f),(0.0f));
        for (unsigned int k = 1; k <= Yf.height; k++)
        {
            temp3 = cuCmulf(
                Cf.elements[IDX2F(k,tx,Cf.height)],
                Yf.elements[IDX2F(k,ty,Yf.height)]);
            temp1 = cuCaddf(temp1,temp3);
```
temp3 = cuCmulf(
    Ct.elements [IDX2F(k, tx, Ct.height)],
    Yt.elements [IDX2F(k, ty, Yt.height)]);

    temp2 = cuCaddf(temp2, temp3);
}

__syncthreads();

Ybus.elements [IDX2F(tx, ty, Ybus.height)] =
    cuCaddf(temp1, temp2);

if (tx == ty)
{
    Ybus.elements [IDX2F(tx, ty, Ybus.height)] =
    cuCaddf(
        Ybus.elements [IDX2F(tx, ty, Ybus.height)],
        Ysh.elements [IDX1F(tx)]);
}

__syncthreads();

} 

For this kernel function, the dimension of the block is \( n_b \times 1 \) and the grid is \( 1 \times 1 \). Here shows how we call the kernel function:

// Ybus = Cf 'Yf+Ct 'Yt+[Ysh]
3.3 Solving Power Flow Problem

Here shows the steps for us to compute the solution for power flow problem:

1. Read data from data file
2. Convert the data into C structure
3. Create the bus admittance matrix $Y_{bus}$
4. Initialize the complex voltage vector $V^{(0)}$ on host
5. Create the complex power injection vector $S^{(0)}$ on host
6. Transfer $V^{(0)}$, $S^{(0)}$ and $Y_{bus}$ from host to device
7. Run kernel functions to compute $V$
8. Compute $S$ based on $V$
9. Transfer $V$ and $S$ from device to host
10. Free memory space on device
11. Print Results

In this section, we will mainly present how to use the kernel function to compute $V$. Recall (2.36) and (2.37). Both have been written in an element-based format. Here, we use the similar idea from the computation of $Y_{bus}$, which uses each thread to compute
one element. Since this solution is founded by the Jacobi method, which is an iterative algorithm, we use the algorithm described in Algorithm 1. Here is the listing shows the algorithm in C:

```c
for (unsigned int i = 0; i < 1000; i++)
{
    // for PQ bus
    VDeviceNew1 = VDevice;
    ComputePQBus<<<dimGridPQ, dimBlockPQ>>>
    (YDevice.Ybus, BusTypeDevice.pq, SbusDevice, VDevice, VDeviceNew1);

    // for PV bus
    VDeviceNew2 = VDeviceNew1;
    ComputePVBus<<<dimGridPV, dimBlockPV>>>
    (YDevice.Ybus, BusTypeDevice.pv, SbusDevice, SbusDeviceNew, VDeviceNew1, VDeviceNew2, VmDevice);

    if (maxElement(VDevice, VDeviceNew2) < tau)
        break;

    SbusDevice = SbusDeviceNew;
    VDevice = VDeviceNew2;
}
```

In this listing, the maximum number of iteration is 1000. In each iteration, we check the maximum absolute error. If the error is smaller than tau, the Jacobi method converges.

In the listing above, we follow the computation algorithm for power flow system case II, which is given in section 2.2.1. Firstly, we compute the complex voltage for PQ bus by using (2.36). Here is a listing shows the kernel function:

```c
__global__ void ComputePQBus(const cMatrix Ybus, const rVector pq, const cVector Sbus, const cVector Vold, cVector V)
```
{
    unsigned int tx = threadIdx.x + 1;
    cuComplex temp1, temp2, temp3;
    // tx = 2;
    unsigned int k = pq.elements[IDX1F(tx)];

    temp2 = make_cuFloatComplex(0, 0);
    temp1 = cuCdivf(Sbus.elements[IDX1F(k)],
                    Vold.elements[IDX1F(k)]);
    temp1 = cuConjf(temp1);

    for (unsigned int j = 1; j <= Vold.length; j++)
    {
        temp3 =
            cuCmulf(
                Ybus.elements[IDX2F(k, j, Ybus.height)],
                Vold.elements[IDX1F(j)]);
        temp1 = cuCsubf(temp1, temp3);
    }

    temp1 = cuCdivf(temp1,
                    Ybus.elements[IDX2F(k, k, Ybus.height)));
}
V. elements[IDX1F(k)] = 
    cuCaddf(Vold.elements[IDX1F(k)], temp1);

The dimension of the block is $n_b \times 1$ and the grid is $1 \times 1$.

For the PV bus, we follow equation (2.37). This listing shows the kernel function:

```c
__global__ void ComputePVBus(const cMatrix Ybus, const rVector pv,
const cVector Sbusold, cVector Sbus, const cVector Vold,
cVector V, const rVector fVm)
{
    unsigned int tx = threadIdx.x+1;
    unsigned int k = pv.elements[IDX1F(tx)];
    cuComplex temp1, temp2;

    temp1 = make_cuFloatComplex(0,0);

    // $Y(k,:) \ast V$
    for (unsigned int j = 1; j <= Vold.length; j++)
    {
        temp2 =
            cuCmulf(Ybus.elements[IDX2F(k,j,Ybus.height)],
                    Vold.elements[IDX1F(j)]);
        temp1 = cuCaddf(temp1, temp2);
    }

    temp2 =
        cuCmulf(Vold.elements[IDX1F(k)],
                cuConjf(temp1));
```
Sbus.elements[IDX1F(k)] =
    make_cuFloatComplex(
        cuCrealf(Sbusold.elements[IDX1F(k)]),
        cuCimagf(temp2));

    temp2 = cuCdivf(Sbus.elements[IDX1F(k)],
                    Vold.elements[IDX1F(k)]);
    temp2 = cuConjf(temp2);
    temp2 = cuCsubf(temp2, temp1);
    temp2 = cuCdivf(temp2,
                    Ybus.elements[IDX2F(k,k,Ybus.height)]);
    temp2 = cuCaddf(Vold.elements[IDX1F(k)], temp2);

V.elements[IDX1F(k)] =
    make_cuFloatComplex(
        cuCrealf(temp2)/cuCabsf(temp2)*Vm.elements[IDX1F(k)],
        cuCimagf(temp2)/cuCabsf(temp2)*Vm.elements[IDX1F(k)]);

The dimension of the block is $n_b \times 1$ and the grid is $1 \times 1$. 
Chapter 4

Performance Analysis

In this project, we use the IEEE power flow test cases to evaluate the performance of the CUDA-based power flow solver. We use the 9-bus case, 14-bus case, 57-bus case, 118-bus case, and 300-bus case. In addition, the Matlab-based power flow software, MATPOWER [12], is used as a benchmark.

Figure 4.1 shows the execution time for CUDA-based power flow solver and MATPOWER power flow solver. The MATPOWER ran on a PC with Intel(R) Pentium(R) Dual CPU. The CPU has two threads and each thread operates at 2 GHz. The operation system is 32-bit Windows 7. The Matlab version is 7.11.0.584 (R2010b). For the power flow solver, the error tolerance \( \tau \) is \( 10^{-4} \). The MATPOWER uses the Jacobi method as well.

Table 4 provides more details about Figure 4.1. Obviously, the CUDA-based power flow solver is faster than the MATPOWER power flow solver, especially when the number of bus is large. When the number of bus is small, such as 9-bus case and 14-bus case, the execution time about 18 times and about 27 times faster than that of the MATPOWER.

<table>
<thead>
<tr>
<th>number of bus</th>
<th>CUDA (in second)</th>
<th>MATPOWER (in second)</th>
<th>ratio (MATPOWER/CUDA)</th>
<th>number of iterations</th>
</tr>
</thead>
<tbody>
<tr>
<td>9</td>
<td>0.040</td>
<td>0.7310</td>
<td>18.275</td>
<td>220</td>
</tr>
<tr>
<td>14</td>
<td>0.020</td>
<td>0.550</td>
<td>27.500</td>
<td>112</td>
</tr>
<tr>
<td>57</td>
<td>0.100</td>
<td>0.901</td>
<td>9.010</td>
<td>540</td>
</tr>
<tr>
<td>118</td>
<td>0.188</td>
<td>5.030</td>
<td>26.755</td>
<td>1000</td>
</tr>
<tr>
<td>300</td>
<td>0.378</td>
<td>14.752</td>
<td>39.027</td>
<td>1000</td>
</tr>
</tbody>
</table>

Table 4.1: Execution time for power flow solver
Figure 4.1: Execution time for CUDA-based power flow solver and MATPOWER power flow solver
When the number of bus increases to 57, the execution time ratio is only about 9. The reason is the latency for reading data from global memory is increased. In CUDA GPU, each thread reads the data from the global memory in a sequential way. When the latency of computation on each thread is shorter than the latency of reading data from the memory, the thread will just wait. When the number of buses increases to 118 and 300, the execution time ratio also increases. Although the latency of reading data from global memory also increases, at the same time, the latency of computation on each threads is extended as well. At this point, the computation time is larger than the memory access time. Therefore, the long latency of memory access is hired.
Chapter 5

Conclusion

In summary, in this project, we developed and converted the power flow solver from its classic approach, which is implemented in sequential way, to a new approach, which is implemented in a parallel algorithm. The developed parallel algorithm is implemented on a CUDA-based GPU. Compared with the classic approach, the parallel approach can save the execution time significantly.

There is still a large room for the further development on this algorithm. For example, in the computation of $P_i$, $Q_i$, $|V_i|$ and $\theta_i$, the elements of $Y_{bus}$ are remaining the same. Currently, we save $Y_{bus}$ in the global memory. If we can save it in the constant memory, the memory access latency can be reduced. In addition, if some elements can be transferred from the global memory or the constant memory to the shared memory, the memory access latency can be reduced as well.
### Appendix A

**NVIDIA GeForce GTS 250 GPU**

<table>
<thead>
<tr>
<th>Specification</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>CUDA Driver Version:</td>
<td>3.20</td>
</tr>
<tr>
<td>CUDA Capability Major version number:</td>
<td>1.1</td>
</tr>
<tr>
<td>Total amount of global memory:</td>
<td>523829248 bytes</td>
</tr>
<tr>
<td>Multiprocessors:</td>
<td>16 MPs</td>
</tr>
<tr>
<td>Cores/MP:</td>
<td>8 Cores/MP</td>
</tr>
<tr>
<td>Cores:</td>
<td>128 Cores</td>
</tr>
<tr>
<td>Total amount of constant memory:</td>
<td>65536 bytes</td>
</tr>
<tr>
<td>Total amount of shared memory per block:</td>
<td>16384 bytes</td>
</tr>
<tr>
<td>Total number of registers available per block:</td>
<td>8192</td>
</tr>
<tr>
<td>Warp size:</td>
<td>32</td>
</tr>
<tr>
<td>Maximum number of threads per block:</td>
<td>512</td>
</tr>
<tr>
<td>Maximum sizes of each dimension of a block:</td>
<td>$512 \times 512 \times 64$</td>
</tr>
<tr>
<td>Maximum sizes of each dimension of a grid:</td>
<td>$65536 \times 65536 \times 1$</td>
</tr>
<tr>
<td>Maximum memory pitch:</td>
<td>2147483647 bytes</td>
</tr>
<tr>
<td>Clock rate:</td>
<td>1.50 GHz</td>
</tr>
<tr>
<td>Host to Device Bandwidth:</td>
<td>1081.5 MB/s</td>
</tr>
<tr>
<td>Device to Host Bandwidth:</td>
<td>924.7 MB/s</td>
</tr>
<tr>
<td>Device to Device Bandwidth:</td>
<td>48163.1 MB/s</td>
</tr>
</tbody>
</table>
Bibliography


